
REF: BB_SRM_xM BeagleBoard-xM System
Reference Manual
Revision A2
Page 120 of 164
9.5 LCD
This section covers the pair of headers that provide access to the raw 1.8V DSS signals
from the processor. This provides the ability to create adapters for such things as different
LCD panels, LVDS interfaces, etc.
9.5.1 Connector Pinout
The Table 33 and 34 define the pinout of the LCD connectors. All signal levels are 1.8V
with the exception of DVI_PUP signal which is 3.3V.
Table 33. P11 LCD Signals
Pin# Signal
I/O
Description
1 DC_5V PWR DC rail from the Main DC supply
2 DC_5V PWR DC rail from the Main DC supply
3 DVI_DATA1 O LCD Pixel Data bit
4 DVI_DATA0 O LCD Pixel Data bit
5 DVI_DATA3 O LCD Pixel Data bit
6 DVI_DATA2 O LCD Pixel Data bit
7 DVI_DATA5 O LCD Pixel Data bit
8 DVI_DATA4 O LCD Pixel Data bit
9 DVI_DATA12 O LCD Pixel Data bit
10 DVI_DATA10 O LCD Pixel Data bit
11 DVI_DATA23 O LCD Pixel Data bit
12 DVI_DATA14 O LCD Pixel Data bit
13 DVI_DATA19 O LCD Pixel Data bit
14 DVI_DATA22 O LCD Pixel Data bit
15 I2C3_SDA I/O I2C3 Data Line
16 DVI_DATA11 O LCD Pixel Data bit
17 DVI_VSYNC O LCD Vertical Sync Signal
18 DVI_PUP O
Control signal for the DVI
controller. When Hi, DVI is
enabled. Can be used to activate
circuitry on adapter board if
desired.
19 GND PWR Ground bus
20 GND PWR Ground bus
Comentários a estes Manuais