
REF: BB_SRM_xM BeagleBoard-xM System
Reference Manual
Revision A2
Page 78 of 164
U4BOMAP3730_ES1.0
HSUSB2_D7
AA3
HSUSB2_D4
Y2
HSUSB2_D5
Y3
HSUSB2_D6
Y4
HSUSB2_CLK
AE7
HSUSB2_TLL_STP
AF7
HSUSB2_D3
V3
HSUSB2_TLL_DIR
AG7
HSUSB2_TLL_NXT
AH7
HSUSB2_D0
AG8
HSUSB2_D1
AH8
HSUSB2_D2
AB2
GPIO_56
R8
C168
0.1uF,10V
C1664.7uF,6.3V,0603
C205
4.7uF,6.3V,0603
C169
4.7uF,6.3V,0603
CLKOUT
C164
0.1uF,10V
R98
0,0603
R99 10K,DNI
HUB_3V3
USBDP0
C206
0.1uF,10V
R102 8.06K_1%_0603
R103
10K
L12
30MHZ_50mA
1 2
U14
USB3320 (QFN)
STP
29
DIR
31
NXT
2
CLKOUT
1
DATA0
3
DATA1
4
DATA2
5
DATA3
6
DATA4
7
DATA5
9
DATA6
10
DATA7
13
VBUS
22
DM
19
DP
18
ID
23
VDD3.3
20
VDD1.8_0
28
VBAT
21
RBIAS
24
GND
33
RESETB
27
REFCLK
26
SPK_R
16
SPK_L
15
VDD1.8_1
30
VDDIO
32
REFSEL0
8
REFSEL1
11
REFSEL2
14
NC
12
CPEN
17
XO
25
HUB_3V3
USB33_ID
USBDM0
USB33_VBUS
C167
10uF,CER,0805,6.3V
USB_1V8
C165
0.1uF,10V
USB33_RBIAS
USB_1V8
USB_1V8F
USB33_VDD3.3
R100 0
Figure 38. USB PHY Design
The interface to the processor is the HSUSB2 interface. The signals used on this interface
are contained in Table 10.
Table 10. USB Host Port OMAP Signals
Signal Description Input/Output
Hsusb2_clk External transceiver 60-MHz clock output to PHY O
Hsusb2_stp External transceiver Stop signal O
Hsusb2_dir Transceiver data direction control from PHY I
Hsusb2_nxt Next signal from PHY I
Hsusb2_data0
Bidirectional data bus signal for 12-pin ULPI operation
I/O
Hsusb2_data1
Bidirectional data bus signal for 12-pin ULPI operation I/O
Hsusb2_data2
Bidirectional data bus signal for 12-pin ULPI operation I/O
Hsusb2_data3 Bidirectional data bus signal for 12-pin ULPI operation I/O
Hsusb2_data4 Bidirectional data bus signal for 12-pin ULPI operation I/O
Hsusb2_data5 Bidirectional data bus signal for 12-pin ULPI operation I/O
Hsusb2_data6 Bidirectional data bus signal for 12-pin ULPI operation I/O
Hsusb2_data7 Bidirectional data bus signal for 12-pin ULPI operation I/O
Gpio_147 Enable/reset line to the USB PHY. O
Comentários a estes Manuais